
CSQ-600 SERVICE NOTES


First Edittion




DISASSEMBLY

TO AVOID ABRASION on inside surfaces of side panels, open the top and side panels simultaneously by removing the screws indicated with circled numbers,

OPH114 can be removed off the top panel by unscrewing at the foil side and by pulling out TEMPO and TIME knobs on the top panel.




* In ordering PCB replacement, suffix alphabet to the name, if any.





Screws 3 x 10 mm Fe, Br, tap-tight B, binder




Screws 3 x 10 mm Fe, Br, tap-tight B, binder









DETAILED CIRCUIT DESCRIPTION

Since in the CSQ-600, the key voltage which are analog quantum are first converted to digital for storing in RAM and again afterward are converted to analog for CV OUT. These A/D and D/A conversions are just as important as the heart is to man. It might be said that without understanding of these conversion principles and pertinent analog vs digital data relationship, all adjustment services which are related to key voltage circuits become difficult to perform correctly. With this in mind our description will proceed along with the line as numbered in the figure above.

- 1. Storage capacity of the RAM in the CSQ-600 is 5 volts in terms of analog quantity. It accepts KCV within the range of OV to 5V or 61 notes.
- 2. As described on later section 5, CSQ-600 is so designed that it can output -2V KCV from OV KCV input. Therefore, the smallest CV to be processed in the CSQ-600 circuitry is -2V and the digital data are made to 00 for -2V, 24 for OV.

3. For this reason, storing data for KCV IN lower than OV into RAM is unnecessary. Besides, 6 bits $(2^6=64)$ are enough in handling voltages O to 5V; the number of pitches are 61 if taken in the ratio of lV/oct. But 7 digits would be required for covering 61 notes if started from OV = 24.

To make OV = OO(in decimal), numbers 24 are being subtracted after A/D conversion. Digit "l in the data corresponds to analog voltage 83.3m or 84mV - a potential difference between adjacent keys on the keyboard.

In this case, when D/A conversion is done after addition of 24, which is the same as subtracted before storing, to the data from RAM, the same original analog voltage can be reproduced after D/A conversion.



rer

its

to

n

e-

-ad

"1"

.3mV


lja-

ıfter

ted

mе

ter



5. Reproduction of CV in Memory -----;Transpose under PLAY mode,with KCV ADD "on" -

CSQ-600 has the function to have the notes in play mode transposed up or down by adding an external key voltage to the CV from memory: with a 2 volts key voltage added original notes are reproduced in the same pitch as they were; and OV key added, the notes are downed by 2 octaves.

The key that delivers 2V KCV is designated as a reference key in this book.

For instance, when OV is stored in cells, depressing a OV key(the lowest key to be accommodated) will cause the CSQ-600 to output -2V. To furnish this the following must be ture:

OV digital data stored in RAM (CVD2 = 00) + OV KCV digital data (CVD3 = 24) = 00 To satisfy the above,

" CVD2 + CVD3 - 24 = output data"

When MSB is first set on, the signal "1" is output to DB6.When D/A converted, the analog voltage (VDA) here must be 3.333V


which, after shifted down by 4lmV, becomes 3.292V (VDC). This time VDC goes to noninverting input of the comparator and is compared with CV lN. In the case shown in figure above, this CV is 5V, so CV IN VDC bringing the comparator's output to L, to have DB6 remainded as has been set to "l". Next, DB5 is set to "l". This time the digital data is the sum of DB6 and DB5, and the comparison becomes CV IN VDC, to output H and to "reset" signal of TO and to have DB5 return to "O". This kind of comparison is repeated 7 times down to DBO (LSB). The sum of the digital data of the bits remained "unreset", then, is made to be the data of this CV IN, with which the CV lN is stored in the external RAM.

Although CV IN is in fact an analog voltage, it steps up or down like a stircase wave as the note changes. Therefore, if VDC is shifted down by an amount equal to about one-half of the voltage difference between adjacent keys (KCV resolution), a voltage fluctuation within the resolution of the comparator does not bring effect on the digital data, as shown in the circle in the figure avobe.

"reset" is repeated 7 times for bits from DB6 to DBO and with the resultant value from such "set" and "reset", the digital data of the CV 1N is produced.

From DB7, the GATE signals are also being output. They are held by the signal (the same as for S/H) to become output of GATE signal.

4. ADDRESSING EXTERNAL DATA MEMORY



Although the data are 8-bit format, they are divided into two groups of 4-bits, upper and lower 4 bits, and are written/read into separately from external RAMs(µPD444C). Storage locations for PARTs are as follows. block consists of 256 bytes.

* µPD444 is a lk-byte (lk-word by 4-bit) CMOS RAM organized as 256-byte x 4.

1k = 1024, 4096 bits

LOWER	HALF	UPPER H	ALF
10102	1C103	IC104	IC105
PART 1	PART 3	PART 1	PART 3
PART 1	PART 3	PART 1	PART 3
PART 2	PART 4	PART 2	PART 4
PART 2	PART 4	PART 2	PART 4

Decoded signals from Port 1 nos. 2 and 3 select a RAM.

Signals from Port 1 nos. O and 1 select a chip in the RAM.

Address signals from DB, latched on 1C106 by ALE, select memory cells in the chip.

When WR goes low, the data are written into. and when high, read from the cells.


5. GATE HOLD

эd


1

Log

21.



6. LIGHTING of LEDS




Signals for lighting LEDs (except TEMPO) are supplied from DB. However, various signals are transferred over DB lines at every instance, timing pulses are given from Port 1 nos. U and 4 to control the LEDs being driven when there are lighting signals.

The pulses are synchronized with those of TEMPO CLOCK GENERATOR and are output at a rate of one pulse for every eight CLOCK pulses. Because of this, lighting on/off cycling rate is also changed along with change in TEMPO, but the current amount to LED is still being kept unchanged through a means to maintain duty ratio constant.

7. METRONOME DRIVE

In LOAD mode, two pulses concurrent with TEMPO are being output (in period 480 times the CLOCK pulse, in pulse width 14µs and 380µs for alternate output). METRONOME amp is driven by both pulses but since the shorter pulses of 14µs are filtered out by the integration circuit before arriving at LED, the longer pulse of 380us only is used for lighting the TEMPO LED.



CIRCUIT DESCRIPTION

This description is composed of two parts: the General description which outlines the functions of CSQ-600, and the Details which centers around A/D and D/A converters since these are practically the heat of this unit. Complete understanding of A/D and D/A conversion circuits will be a great help in performing adjustments in Section II. Also described in Details are functions of SYNC LOAD and RHYTHM SYNC circuits.


Function of "One chip computer" uPD8048

CSQ-600 performs its functions with μPD-8048 at the center position for all, including the following in its performance cycles:

- 1. Switch Scanning
- 2. D/A Conversion
- 3. A/D Conversion
- 4. Write/Read of Data to or from External RAM
- 5. Timing for Lighting LED Indicator
- 6. Triggering of METRONOME
- 7. Holding of GATE OUT

GENERAL


1. SWITCH SCANNING



μPD8048 starts its running cycles beginning with switch scanning. Into DBO-DB4(data bus) of 8048, 5-bit signals are being output in accordance with the resident program, which are then brought to the switch matrix via the buffer. At first, L is output from DB4 while having H from other DBO to DB3. At the next instant DB3 becomes L while DB4 to H; and still next L on DB2 and so on, repeating such output changes 5 times on these bit signal combinations. Depending on which key is depressed or in what position the switches

are, corresponding signals are fed back through 4-7 on Port 2.

2. D/A CONVERSION -Digital to Analog -




to

TN

The D/A Converter transforms the sequential data (switch scanning, RAM address, CVs, etc.), which are being output from the 8048 through internal programming, into analog voltages:

Since the D/A converter (DAC) employed here is a summing type, with a weight-resistor-tree connected to an inverting input of an op amp, each bit in the digital data is converted to an analog voltage in value to double the one immediately subordinate to each. When CV data are on output, pulses synchronized with CV data are supplied from no.5 of port 1 to the Sample and Hold (S/H) circuit, and the analog CV voltage corresponds to the data are held on C121.

3. A/D CONVERSION - Analog to Digital -



Since the CV IN is an analog voltage, it must be converted to digital data for making the storing in RAM possible.

The method employed in the CSQ-600 is called "successive approximation conversion" where each bit, from DB6 (for MSB: most significant bit) to DBO (LSB: least significant bit), is being set successively to output "1" which, after being D/A converted, is to be compared with CV IN at the comparator (311).

The comparator will then output "O" (low) if CV> VDC, or "1" (high) if CV < VDC, onto TO.When H is output to TO, the corresponding digital data is "reset" and becomes O. Such "set" and

- CLOCK PULSE -

In CSQ-600, tempo (duration of a beat) for BEAT J is designed equal to that of 120 clocks of the tempo oscillator. CPU 8048 divides tempo oscillator's output by 8 in frequency -960/8 = 120.


The output of the oscillator is also divided by 40 in ICl28 to create tempo of 24 clocks to be used for CLOCK OUT through DIN socket, 24 clocks per This output is further divided by 2 in ICl25 to provide tempo for BEAT } consisting of 12 clocks, TEMPO CLOCK for CR78.

- START & STOP PULSES -

Rhythm unit, when connects and works with CSQ-600, starts and stops in synchronous with the switchings of LOAD/PLAY and STOP/RESET on the sequencer. Either $\frac{1}{2}$ IC122 senses LED drive signal (LOAD or PLAY) and latches it which is sent to NOR gate IC127.

Upon receiving one of latched signals, IC127 output switches to low and stays low during PLAY or LOAD mode. For starting and stopping CR78 rhythm the high output (inverted) from Q152 is differentiated at its rising and falling edges; resulting pulses are then ORed and inverted respectively to become distinct positive going pulses. CR78 will run and stop only when positive going pulse is applied to its START/STOP jack.

* Output from pin 3 of Timer IC123 signals Clock dividers to keep clock pulses low for 5-10ms after PLAY or LOAD is pressed.





IC121 pir OUT Q

IC121 pir (IC124 C (IC124 OUT Q

IC122 pir OUT Q


IC124 pir

CE IN


IC130 pir (ICl21 pi


IC125 pir OUT Q

J.C129 pir



CLEAR PUL





WHEN DATA IS INCORRECT, ERROR WILL BE PRODUCED on CV OUT With KCV ADD "ON"

Taking for instance the case of each having CV IN 1V converted into digital 35 (B and C, table right) in place of 36, we will explain as follows:

NOTE: Figures in top row refer to those in illustration at left on opposite page.

g

-		2	3		4. 5'	6	7
	MODE	CVD1	substrac- tion	CVD2	addition	D/A INPUT	C∜ OUT
A	LOAD (normal)	36	24	12	24	36	lv
В	KCV ADD "off"	35	24	11	24	3 5	17
C	KCV ADD	35	24	11	*(CVD=24) 47-24=23	34	0.91670
L	* This	* This is when the 2V key is depressed so as to have the same pitch on CV OUT with CV IN in memory					

Case B is when VR106 is adjusted to reproduce CV OUT of 1V even if in earlier stage the digital data lacks by 1.

In this case, since the numbers in previous subtraction, and subsequent addition are both the same (24), the analog amount at the output receives no effect to differ after A-D-A conversions.

In C, however, despite the fact that the KCV (being pressed) is converted to digital data number short of 1, it is added to RAM-stored-data after subtracting 24. As a result there

is a double shortage, bringing after all the shortage by 2 before D/A conversion prior to CV OUT. Through this D/A once again, 1 out of these 2 can be compensated for by VR106, but there is still remained of 1, which brings lack in pitch of a semitone ("1" in digital data) on tone reproduction.

Thus, a maladjustment of VR106 produces a deviation on reproduction when played with KCV ADD "on". Or, it can be said conversely that, through finding such deviation on analog voltage, it is possible to check digital data errors.

WIDTH ADJUSTMENT with VR107

This potentiometer VR107 is for use to correct the gain of IC112 so as to have D/A in proper relation of $1V/\cot$, that is, when the data changes by 1, CV OUT changes by 83.3mV. When VR107 is required for readjustment, it may also be necessary to readjust VR106, since

turning either VR results in interaction between the adjustments. Therefore, both VRs reed to be adjusted in turn.

Also care must be exercised to avoid an excessive turn of the VRs which will bring difficulties in performing these adjustments.

D/A ADJUSTMENT with VR104

This potnetiometer is for the gain adjustment of the E/A converter, and it is in particular for DB6. This DB6 is for the data weighing the most significant bit, so its adjustment is the most critical one and warrants the careful attention. Sources of fluctuation and deviation such as those coming from the preceding stage of ICl18, ICl19, on impedance or on output voltage, and resistance variation in resistor, etc. are to be compensated for by this VR104. Since the digital data that makes DB6 active is in number over 64 or 3.333V in CV, fluctuation brought through DB6 data will effect all CV of higher voltages as shwon in the figure. In practice, it will be best to adjust VR104 as follows: set the LOAD mode and complete both CV ADJ and WIDTH ADJ, then,

set the LOAD mode and complete both CV ADJ and WIDTH ADJ, then, holding down the key for 4V. Set VR104 so that CV OUT equals 4.000V.

Deviation in this step will be carried through the upper steps.



In LOAD mode and with the converter that is correctly adjusted, suppose that we turn VR106 (CV ADJ) slowly clockwise while holding 1V key depressed on the keyboard. Then you can observe VDA (i. e. CV OUT) increases gradually, and likewise VDC (VDA - 41.7mV) ascends along the dotted area as shown in Fig. 3. That is to say, although the digital data is unchanged, the voltage for that data is increased. But, still kept on turning to have VDC overcome 1V line for the digital data 36 as shown in Fig. 4, it causes the output of the comparator to be turned to "H" and the digital data re-written to 35.

Figure 5 shows that state as being adjusted by turning VR106 clockwise to have CV OUT again to 1.000V.

Still turning VR106 further will repeat the same as above and to rewrite to 34. But, when turned counterclockwise, the data will be rewritten to a larger number each time.

When watching this on a digital voltmeter connected for observation, the display will be as illustrated in Fig. 2.

3.292(3.333 -0.041) VDC An example of A/D conversion CV IN = 1V 1.959 2 .292 .126 0.959 CV IN 1.042 0.626 64 32 48 40 36 38 37 36 Data comparing period Fig. 1







Fig. 4


Now, suppose that we have turned VR106 a little too far to have the digital data 35 for CV IN of 1V (as in Fig.5). It is all right and causes no problem as long as we have KCV ADD turned off, because under these circumstances, any shortage or excess of voltage could be compensated for by biasing through this CV ADJ potentiometer.

But, once we have turned KCV ADD on, the whole matter would become different, to be explained in the next paragraph.









18 19 20 21 22 23 24 25 28 25 13 1- 15 16 17 26 10 11 12 R in the R and C value notations refers to Radix (de Designated as "PART" in control CH-1 CH-3 CH-2 25A 682Y ×2 ە مىر panel legend. 4156 SwaL CV CV ONLY *** TC40938P C٧ CV GATE GATE REWRITE 5WY SWS REPEAT PORTA MEMO O D Nes IC126 SW-DATA LATCH Day B, STEP IC121 10K LOAD RESET 0 0 6 w/3 5#12 5W14 10117 IC101 μPD8048C-256 on later products. See page 2. TCHE LATCH **RAMs** OLL HI ¥%. 10118 APC3//C 43 TO 15 TO 4011 SP COMPARATOR IC106 130 10114 IC114 IC102 IC103 1C104 IC105 } [**BUFFER\$** CHECK THE ×2 **TEMPO** -VR102. VR103 IC108. IC109 4 10109 CLOCK 日銷 OSCILLATOR VR101 listing below will be a replacement. SEE NOTES 3kgzr? 캎 er, corresponding component change ompensate characteristic variations. ade at factory to enable 1Cs of different 3.3K ₩**₩₩** Added R271 10K, D144 Removed


IC111

3:

0<u>81</u>CP


174 changed from 3.9K to 3.3K

IC118.119



TEST ON EXT CONTROL OUTS

Connect an oscilloscope
to EXT CONTROL OUT jacks.
Load notes over few measures.
Set: PLAY mode to ONE TIME;
METRONOME BEAT to ;
SYNC LOAD RHYTHM to 4/4.



_ SYNC LOAD

Refer to the diagram and the waveforms on the facing page

Since this function seems very intricate to understand, first read through, skipping the sentences headed with *, for clarification.

Assuming that LOAD/STOP is first pressed after power is on with RHYTHM (SW206) set in 4/4.

- 1. NAND SCHMITT trigger, ICl26 developes positive going pulse on pin 10.
 - * This circuit eliminates LOAD/STOP switch contact chatterings.
- 2. Unpon receiving this pulse, T-type flipflop $\frac{1}{2}$ IC121 Q (pin 1) switches to high and \overline{Q} (pin 2) to low which, after inverted in Q108 and differentiated, conducts Q105 with its rising edge, duplicating the LOAD (SW13) "on".

Although LOAD LED goes on and stays on, the status may be called Quasi-LOAD mode since inhibit signal is fed to $\overline{\text{INT}}$ terminal on CPU from ICl31 pin 9 through ICl30 pins 1-3. Any signals at CV and GATE IN terminals are ignored by the CPU.

- * Three-input NOR gate ICl3l pin 9 keeps the high inhibit signal as long as three inputs are low, retaing it for two measures to the leading edge of 6, after LOAD/STOP button is pressed.
- * Quasi-LOAD mode period allows the performer to set BEAT and TEMPO for the rhythm he times to before CSQ-600 proceeds to real-LOAD mode.

 Missing gate signals at the begining of real-LOAD mode caused by inadvertent key play will result in "RESET" loadings.
- 3. The rest half of IC121 is used for latching LOAD/ STOP switching data. High on D(pin 9) is latched with a signal 5 coming at pin 11 and Q (pin 13) goes high (2).
 - * The latched data remains unchanged until the

- 4.Decade counter IC124, when H (2) is placed on CK pin, increments the count at the falling edges of LED drive signal entering CE pin at the BEAT rate. The positive going pulse is present on Q8 pin when counting reaches 8. The very first pulse on (4) is canceled because of the first counter clear pulse (5) is fed through IC130 pin (4) Q8 output is directed to:
- A) IC125 CP(pin 11) to latch the data from IC127 pin 4 (PLAY or LOAD latch).

 Positive-going edge of latched output 6 then triggers monostable IC129 which in trun outputs a pulse on pin 3 and sends it to IC126 pin 6. 6 also connects to 3-input NOR gate IC131 that turns pin 9 from high to low removing inhibit signal from INT. CSQ-600 is now set in complete LOAD mode. Consequently, if signal is not fed through GATE IN, the signal on IC126 pin 6 is NANDed with that on pin 5, generating positive pulse from pin 3 to fire Q101(F.STEP) and Q102(B.STEP). Short-circuiting of both F.STEP and B.STEP signals CPU to reconize it as a RESET load.
- B) CLR(pin 5) of counter itself through pin 4 of IC130 to reset. Counter reads LED drive pulses for the next two measures.
 - * Two measures is composed of eight 4 pulses when RHYTHM is set in 4/4, and is composed of six when set in 3/4.
 - * Q111 removes H on IC126 pin 5 when GATE IN is present on the input terminal(8).

RESET

Pressing LOAD/STOP button in progression of LOAD mode inverts the outputs on pins 1 and 2 of IC121, but latched high signal 2 is maintained until (5) is applied to pin 11 at the

SYNC LOAD

Refer to the diagram and the waveforms on the facing page

Since this function seems very intricate to understand, first read through, skipping the sentences headed with *, for clarification.

Assuming that LOAD/STOP is first pressed after power is on with RHYTHM (SW206) set in 4/4.

- 1. NAND SCHMITT trigger, ICl26 developes positive going pulse on pin 10.
 - * This circuit eliminates LOAD/STOP switch contact chatterings.
- 2. Unpon receiving this pulse, T-type flipflop $\frac{1}{2}$ ICl2l Q (pin 1) switches to high and \overline{Q} (pin 2) to low which, after inverted in Q108 and differentiated, conducts QI05 with its rising edge, duplicating the LOAD (SWI3) "on".

Although LOAD LED goes on and stays on, the status may be called Quasi-LOAD mode since inhibit signal is fed to INT terminal on CPU from ICl31 pin 9 through ICl30 pins 1-3. Any signals at CV and GATE IN terminals are ignored by the CPU.

- * Three-input NOR gate IC131 pin 9 keeps the high inhibit signal as long as three inputs are low, retaing it for two measures to the leading edge of 6, after LOAD/STOP button is pressed.
- * Quasi-LOAD mode period allows the performer to set BEAT and TEMPO for the rhythm he times to before CSQ-600 proceeds to real-LOAD mode. Missing gate signals at the begining of real-LOAD mode caused by inadvertent key play will result in "RESET" loadings.
- 3. The rest half of ICl21 is used for latching LOAD/ STOP switching data. High on D(pin 9) is latched with a signal 5 coming at pin 11 and Q (pin 13) goes high 2.
 - * The latched data remains unchanged until the next latch signal comes -once per two measures, even if LOAD/STOP is pressed again and Q(pin 1) turned to low.
 - * Two flip flops in IC121 are reset with clear pulse applied to CLR (pins 4. 10) at power turning on and at the end of LOAD or PLAY mode, and are inactive when SW206 is set in LOAD OFF (pulled up to +B).

- 4.Decade counter IC124, when H ② is placed on CK pin, increments the count at the falling edges of LED drive signal entering CE pin at the BEAT rate. The positive going pulse is present on Q8 pin when counting reaches 8. The very first pulse on ④ is canceled because of the first counter clear pulse ⑤ is fed through IC130 pin ④ Q8 output is directed to:
- A) IC125 CP(pin 11) to latch the data from 1C127 pin 4 (PLAY or LOAD latch).

 Positive-going edge of latched output (6) then triggers monostable IC129 which in trun outputs a pulse on pin 3 and sends it to IC126 pin 6. (6) also connects to 3-input NOR gate IC131 that turns pin 9 from high to low removing inhibit signal from INT. CSQ-600 is now set in complete LOAD mode. Consequently, if signal is not fed through GATE IN, the signal on IC126 pin 6 is NANDed with that on pin 5, generating positive pulse from pin 3 to fire Q101(F.STEP) and Q102(B.STEP).

 Short-circuiting of both F.STEP and B.STEP signals CPU to reconize it as a RESET load.
- B) CLR(pin 5) of counter itself through pin 4 of IC130 to reset.Counter reads LED drive pulses for the next two measures.
 - * Two measures is composed of eight 4 pulses when RHYTHM is set in 4/4, and is composed of six when set in 3/4.
 - * QIll removes H on ICl26 pin 5 when GATE IN is present on the input terminal(8).

RESET

Pressing LOAD/STOP button in progression of LOAD mode inverts the outputs on pins 1 and 2 of IC121, but latched high signal (2) is maintained until (5) is applied to pin 1I at the end of the two measures. When (5) is received, L on pin 9 is latched and transferred over pin pin 13.

Inverted and differentiated pulse from negative going edge of 2 turns on QlO6 parallel with RESET switch contacts.

With H voltage removed on CK terminal, counter IC124 becomes inactive and seases increment.

54556		SEMICON	IDUCTOR	POTEN	NTIOMETER		
PARTS LIST		LSI					
		1517910177	μPD8048C-077 or 8-bit micro-	029-577	EVALOPC15A26 slide PORTAMENTO		
PANI	EL		uPD8048C-256 computer	030-951	EVHLWAD25B15(L) CALIBRATION		
		15179305	µPD444C RAM	028-766	VMlORK2OBl6(L) TEMPO		
072H075	Panel H75 (top)	IC		030-465	SR19R 10KB trimmer		
066H021	Panel H2l (sides) set of R and L	020-203	SN74LSOON	030-471	SR19R 100KB trimmer		
061H114	Chassis H114		SN74LSO4N	030-644	RJ-6P 500B trimmer		
068-020	Bushing no.20 top		SN74LS273N	030-645	RJ-6P 1KB trimmer		
111-021	Rubber foot G-5 rear		SN74LS42N	030-646	RJ-6P 50KB trimmer		
111-023	Rubber foot G-7 front		SN74LSO8N		(L): Right angle terminals		
111 00)	110110		TC4001BP				
SWIT	сн. клов		TC4011BP				
			TC4013BP	RESIST	OR		
001-215	SDG5P001-1 power 100V		TC4049BP				
001-216	SDG5P001-2 power 117V		TC4017BP	044-927	CRA#BY 11K 0.1% 50PPM		
001-217	SDG5P502 power 220/240V		TC4025BP	044-932	CRAĮBY 31K 0.1% 50PPM		
001-268	SLE-622-18PS lever		TC4071BP	044-929	CRA#BY 125K 0.1% 50PPM		
001-201	SLE-623-18PS lever		TC4093BP	044-930	CRA‡BY 250K 0.1% 50PPM		
001-182	SSB-02242-12PN slide		TC4518BP	044-972	CRA‡DY 500K 0.5% 50PPM		
001-183	SSB-02335-12PN slide			044-973	CRA‡DY 1M 0.5% 50PPM		
001-276	SCK41167 key		μPC311C	044-838	CRB4FX 10K 1%		
001-275	SCK41168 key		TL082CP	044-846	CRB4FX 100K 1%		
016-004	Knob no.4 PORTAMENTO		TLOSOCP	044-860	CRA‡FX 1M 1%		
016-103	Knob no.103 TEMPO	,	pPC4558C				
016-009	Button no.9 black	r	uPC14305 +5V regulator	ÇAPAC	ITOR		
010-00)	power switch	,	uPC78L15 +15V regulator HA17555PS or NE555P	037-035	Ceramic 0.1µF+80% 12V disc		
SOCK	ET						
13429604	DIN connector TCS0250	CMOS	IC COMPATIBILITY				
009-012	Jack SG7622 no.8 mono						
068-018	Bushing no.18 red	Most equival	lents might be replacement	TER	MINAL. WIRINGS		
068-005	Bushing no.5 black		sting one and IC of differ-	010-193	Terminal 5046-03A		
121-005	Washer no.5		turers may be found in dif-	010-197	Terminal 5046-07A		
012-043	ICC030-040-350T 1C		500s. However, in some	010-200	Terminal 5046-10A		
			sponding components' value	042-032	TT 501-D01 power cord		
TRAI	NSFORMER, COIL	,	be involved upon replacing	053H103	Wiring assy A		
022H024J	PT-H24J 100V		t performance, e.g. 10118,	053H104			
02210240	- 1-11540 TOO		aimouit diamem	07,7111.04	Wiring assy B		

IC119 - see circuit diagram.

053H105

Wiring assy

022H024C-A PT-H24C-A

117V

016-009	power switch	15219109H0 HA17	7555PS or NE555P	037-035	Ceramic 0.1µF ⁺⁰⁰ % 12V disc
SOCI	KET				
13429604 009-012	DIN connector TCS0250 Jack SG7622 no.8 mono	CMOS IC	COMPATIBILITY		
068-018	Bushing no.18 red	Most equivalent	ts might be replacement	TERN	IINAL, WIRINGS
068-015	Bushing no.5 black	-	ng one and IC of differ-	010-193	Terminal 5046-03A
121-005	Washer no.5		ers may be found in dif-	010-197	Terminal 5046-07A
012-043	ICCO30-040-350T IC		s. However, in some	010-200	Terminal 5046-10A
012-047	100000-040 0001		nding components' value	042-032	TT 501-D01 power cord
TRA	NSFORMER, COIL	,	involved upon replacing	053H103	Wiring assy A
		-	erformance, e.g. ICl18,	053H104	Wiring assy B
	PT-H24J 100V	ICl19 - see cir		053H105	Wiring assy C
· · ·	-A PT-H24C-A 117V		_	053H106	Wiring assy D
022H024D 022-136	PT-H24D 220/240V Coil 24M-067-033 47µH			042-039	Check point 59BS8806
		Diode		отне	ERS
		018-014	1\$2473	048H017	Heat sink H17
		15019624	1SZ52 zener	120-001	Long nut no.1 3 x 10mm
		018-089 15019243	1B4B41 rectifier stack 1B4B1 rectifier stack	120-003	Long nut no.3 3 x 18mm (stand off or spacer)
				064H076	Holder H76
				064H055A	Holder H55A
FUSE, F	USE HOLDER			064H083	Holder H83
008-040	MGP 0.500 CSA prim. 117V	LED		064H092	Holder H92
008-061	SEMKO T315mA prim. 220/240V	, 019-028	TLR-124 red	065-190	Dust cover no.190
008-056	SEMKO TloomA sec.	019-029	TLG-124 green	065-065	Dust cover no.65
008-066	SEMKO TIA sec.	019-009	LRO601R red	065-005	Dust cover no.5
012-003	Fuse clip TF758	017-009		NEW NU	MBERING IS APPLIED TO
		Transist	or		NEW COMPONENTS
CIRCUI	T BOARO ASSY			20 00	2.3 Baldenia
149H114B	OPH114B (marking 052H229B)	017-016	28C1815-GR	612-20	7 ,5 00 H-64 OF
	OPH115B (marking 052H258B)	017-024	2SA733-P		
_,		017-034	2SA682-Y		

15119601

15139106 (017-103)

146H039A PSH39A (marking 052H172A) 100V


146H04OA PSH4OA (marking 052H172A) 117V


220/240V

146H04lA PSH4lA (052H172A)


25B605-L

2SK117-GR






8 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 3 35 36 3



help simulate turning the pc board inside out without removing the front panel off

9



The printed wiring layouts of this page and back side are registered to help simulate

ADJUSTMENTS

The adjustment is composed of two parts: Section I and Section II. It is recommended that the adjustment which is necessitated after the replacement of failing component or others are, as a rule, to be conducted as described in Section I.

Difinitions

In this adjustment, the following terms have the following meanings.

DVM ~--- Digital voltmeter Scope --- Oscilloscope LOAD, PLAY, etc. ----- Key on the CSQ-600 control panel

2V key, 3V key, etc. ---- A key on the synthesizer keyboard connected TEMPO, CAL, FAST, etc. ---- Control, Switch, Jack, Legend on the CSQ-600 CP1, CP2, etc. ----- Check point on the PCB

NOTE: Allow at least ten minutes for warm up period before adjusting. CAUTION: Do not trun adjusting potentiometers excessively.

SECTION I

Adjustment is usually necessary only after replacing parts:

CALIBRATION PROCEDURES

After	Connect-,	Adjust.	
replacing	to to	or Check	for (remark)
IC101 (ppD8048		T2.00	365kHz <u>+</u> 10kHz
L101 (47µH) 1	counter,	L101	(8048 Clock frequency)
TOTT4	requency counter.	VR102	(Tempo clock frequency)
(TC4049))	CP3	Clock Adj.	4.7kHz±5% with TEMPO at FAST
Check that f	requency is	0.7kHz ^{+5%} wi	th TEMPO set at SLOW.
If deviates 4.7kHz <u>+</u> 5% wi	from this ran	nge, readjust at FAST. Or,	VR102 for within the range of tailor C112.
IC113	No connection,		17
(TLOSOCP)	CV IN jack	VR109	(Press <u>RESET</u>) O <u>+</u> 0.5mV
3	OVM CV OUT	Offset	<u>0-</u> 0.7a.
IC111 (µPC4558) 4			
D1 20	DVM, CPl	VR101	
(18252)		-15V Adj.	-15V <u>+</u> 2mV
. pronoun	my variation ced effect o hrough the n	n the $D-A$ cor	upplies will have the most verter, check CV OUT for
IC118, IC119 (TC4049)	CV IN, Synthe		(D/A Adj.)
IC112 (TL082CP)	1 057 0	VR106	CAUTION: Adjustment of the DA
	GATE IN, Synthe	CV Adj.	converter is very subtle. Always rotate Adj. pots by
_	GATE OUT		small degrees, excessive turn will bring great difficulty on
Setting: 5.	DVM, CV OUT		the subsequent adjustments, requiring a waste of time.
PORTAMENTO on t	he synthesize		
MEMORY	PART-1	TEMPO	Its midnoint
PLAY MODE	KCC ADD ON REPEAT	PORTAM	ENTO TIME O ATION Its midpoint
			O SE CONTINUED -

continued from the preced:

5-1. Press RESET and LOAD

5-2. Press 2V key, DVM sho When DVM reading is v pot for 2V CV OUT wit 5-3 and 5-4. If reading is outside at its midway and adj

5-3. Verfication of KCV AI While pressing 2V key same value.

3mV reading.

a) If reading changes set at incorrect p

b) When the reading i readings are within below with respect: RESET-LOAD-2V key-

Key being played

2V

3V

4V

If any of the readi make adjustment und 5-4. Press <u>RESET</u> and <u>LOAD</u>. While playing 4V key, read 6.000+3mV. If not

SECTION II

1. ADJUSTING DIGITAL TO AN

- Refer to NOTE at the e

Some procedures are the same In the following steps, adju specified key being held do Connections and Settings - : Section I.

1-1. Press RESET and LOAD.

1-2. While playing 2V key, a 2.000V reading. Then, I

a) If the reading stays

b) If changes, proceed

1-3. Press RESET , LOAD and While holding down the following "2V" according step 1-2, \underline{b} .

As discussed earlier (R DATA), DVM reading will as VR106 is being turne Ordinal numbers in the top right show number o

CSQ-600

continued from the preceding table

5-1. Press RESET and LOAD.

5-2. Press 2V key, DVM should read 2.000±3mV.

When DVM reading is within ±3mV, adjust CALIBRATION pot for 2V CV OUT with <u>PUSH CAL</u> depressed. Proceed to 5-3 and 5-4.

If reading is outside $\pm 3mV$ range, set CALIBRATION pot at its midway and adjust VR106 (CV Adj.) for $2.000\pm 3mV$ reading.

- 5-3. Verfication of KCV ADD Function
 While pressing 2V key, push <u>PLAY</u>. DVM should read the same value.
 - a) If reading changes, it means that VR106 has been set at incorrect point. Proceed to Section II.
 - b) When the reading is steady, make sure that the DVM readings are within the ranges shown in the table below with respective key pressed:

RESET-LOAD-2V key-PLAY-2V key-3V key-4V key

Key being played	DVM reading (CV OUT)
27	2.000 <u>+</u> 2mV
3V	3.000 <u>+</u> 2m∇
4 V	4.000 <u>+</u> 2mV

If any of the readings deviate: from the limit, make adjustment under Section II, -1-6.

5-4. Press RESET and LOAD.

While playing 4V key, push <u>PLAY</u>. The meter should read 6.000±3mV. If not, proceed to Section II,- 1-7.

SECTION II

- 1. ADJUSTING DIGITAL TO ANALOG CONVERTER
 - Refer to NOTE at the end of this page -

Some procedures are the same as described in Section I. In the following steps, adjustment should be made with specified key being held down.

Connections and Settings - follow the instruction "5" in Section I.

- 1-1. Press RESET and LOAD.
- 1-2. While playing 2V key, adjust VR106 (CV Adj.) for 2.000V reading. Then, press PLAY.
 - a) If the reading stays still, proceed to step 1-5.
 - b) If changes, proceed to step 1-3(note the reading).
- 1-3. Press RESET , LOAD and 2V key.

While holding down the 2V key, adjust VR106 for the following "2V" according to the deviation noted at step 1-2, b.

As discussed earlier (RELATIONSHIP between CV ADJ and DATA), DVM reading will repeat the cycle of $2V\pm41\text{mV}$ as VR106 is being turned.

Ordinal numbers in the right colum of the table at top right show number of repetition.

DVM reading at step 1-2. b	Tr ti
2.083V	c:
2.167V	
2.250V	
1.917V	C
1.833V	
1.750V	

1-4. Press <u>RESET</u>, <u>LOAI</u>

DVM must keep the

1-5. Press RESET and I

	Key to be pressed	Adju
a)	3V	VR10
ъ)		VR10
c)	4 V	VR10
d)	21	VRLO
e)	37	VR10

- 1-6. Press <u>RESET</u>, <u>LOAD</u>

 DVM should read 6

 noted, it may be

 <u>e</u> adjustments of

 allowed to deviat
- a) Return to steps donly VR107 for tion at 6.000V, e. 2.000 minus 1-2mV proceed to 6.000V of d and e may have
- CHECKING CV OUT With DVM connected DVM readings for 1

NOTE: Most difficulties WIDTH and CV result fro trimmers: VR104,VR107 an far from their proper p imate positions illustr Adjust again from appro

VIEW FR

VR104 DA ADJ VR10





Its midpoint TIME O Its midpoint

ave the most CV OUT for

very subtle.

Adj. pots by

t adjustments,

aste of time.

stment of the DA

, excessive turn

eat difficulty on

and Section II.

ssitated after the rule, to be con-

lowing meanings.

r keyboard connected

end on the CSQ-600

before adjusting.

lloscope

ively.

parts:

(remark)

frequency)

frequency)

at SLOW.

th TEMPO at FAST

thin the range of

rol panel

Its midpoint

e preceding table

and LOAD.

, DVM should read 2.000±3mV.

ling is within <u>+</u>3mV, adjust CALIBRATION V OUT with <u>PUSH CAL</u> depressed. Proceed to

s outside <u>+</u>3mV range, set CALIBRATION pot vand adjust VR106 (CV Adj.) for 2.000+

of KCV ADD Function

ng 2V key, push PLAY. DVM should read the

changes, it means that VR106 has been correct point. Proceed to Section II. reading is steady, make sure that the DVM re within the ranges shown in the table respective key pressed:

<u>ID-2V key-PLAY</u>-2V key-3V key-4V key

_		
g	played	DVM reading (CV OUT)
	•	2.000 <u>+</u> 2mV
		3.000 <u>+</u> 2mV
		4.000+2mV

the readings deviate.: from the limit, tment under Section II, - 1-6.

nd LOAD.

4V key, push <u>PLAY</u>. The meter should V. If not, proceed to Section II, - 1-7.

CTION II

AL TO ANALOG CONVERTER

at the end of this page -

the same as described in Section I. eps, adjustment should be made with held down.

tings - follow the instruction "5" in

d LOAD.

2V key, adjust VR106 (CV Adj.) for

. Then, press PLAY.

ing stays still, proceed to step 1-5. proceed to step 1-3(note the reading). OAD and 2V key.

down the 2V key, adjust VR106 for the according to the deviation noted at

rlier (RELATIONSHIP between CV ADJ and ling will repeat the cycle of 2V+41mV and turned.

in the right colum of the table at number of repetition.

DVM reading at step 1-2. b	Turn VR106 in this direction	Stop turning when DVM reads 2.000V of
2.083V	clockwise (CW)	lst
2.167V	CW	2nd
2.250V	CW	
3 03.07		<u>3rd</u>
1.917V	counterCW (CCW)	lst
1.833V	CCW	2nd
1.750V	2011	ZIIU
2.1701	CCW	3rd

- 1-4. Press <u>RESET</u>, <u>LOAD</u>, 2V key and <u>PLAY</u>.(2V key held down) DVM must keep the same reading.
- 1-5. Press RESET and LOAD.

	Key to be pressed	Adjust	for reading	(remark)
a)	3V	VRLO7 (WIDTH)	3.000V	Repeat until
b)	2V	VR106 (CV ADJ)	2.000V	exact, readings are obtained
c)	4 V	VR104 (DA ADJ)	4.000V	Repeat until
d)	2V	VR106	2.0007	respective
e)	3V	VR107	3.000V	voltages are displayed on DVM

- 1-6. Press <u>RESET</u>, <u>LOAD</u>, 4V key (kept down) and <u>PLAY</u>.

 DVM should read 6.000±2mV. If a discrepancy is noted, it may be cured by the sacrifice of <u>d</u> and <u>e</u> adjustments of above 1-5 with their readings allowed to deviate within tolerance.
- a) Return to steps <u>d</u> and <u>e</u> of 1-5. This time, adjust only VR107 for the readings which decrease deviation at 6.000V, e.g. if 6.000+3mV, set VR107 for 2.000 minus 1-2mV and 3.000V minus 1-2mV and again proceed to 6.000V adjustment. Readings within ±2mV of <u>d</u> and <u>e</u> may be considered as the tolerance.
- CHECKING CV OUT
 With DVM connected to CV OUT and <u>LOAD</u> pressed, check
 DVM readings for lV/oct across keyboard.

NOTE: Most difficulties in getting correct voltages of WIDTH and CV result from wrong settings of adjustment trimmers: VR104,VR107 and/or 106 might have been set too far from their proper position. Reset them to the approximate positions illustrated in the figures below. Adjust again from appropriate step.

VIEW FROM PANEL SIDE

VR104 DA ADJ


VR107 WIDTH

VR106 CV ADJ









signal

